The following listing of claims will replace all prior versions, and listing of

claims in the application:

**LISTING OF CLAIMS:** 

Claims 1 - 5 (Cancelled).

Claim 6 (Currently Amended) A method for debugging in a computer system,

including a central processing unit connected to a North-bridge chipset and a

South-bridge chipset, said method comprising:

sending a system management interrupt signal from said South-

bridge chipset to said central processing unit, thereby triggering a debugging

tool program;

executing said debugging tool program to pop out a debugging

operation window upon said central processing unit has entered entering a

system management mode;

selecting, in said debugging operation window, and executing at

least one debugging item;

setting a trap address for said debugging operation window; and

leaving the debugging operation window upon the an execution of

said at least one debugging item has been accomplished completed;

Page 2 of 7

wherein, once the debugging tool program has been executed, said central process unit returns to execution of a next queued instruction, and wherein, after leaving said debugging operation window upon the execution of said at least one debugging item has been accomplished, said

debugging operation window is popped out repeatedly from said trap address

each time when said South-bridge chipset is triggered.

Claim 7 (Currently Amended) The method of claim 6, wherein said at least one debugging item is selected from a group consisting of: access input and output, access memory, access device configuration and trap set for specific IO address.

Claim 8 (Original) The method of claim 6, wherein said debugging operation window is programmable.

Claim 9 (Currently Amended) The method of claim 6, wherein before the step of preceding said South-bridge chipset sending said system management interrupt signal to said central processing unit, said South-bridge chipset is triggered by users through a predetermined general purpose input/output pin.

Claims 10 - 11 (Cancelled).

MR3003-80

Serial No.: 10/820,768

Responsive to Official Action Dated 14 May 2007

Claim 12 (Previously presented) A device for debugging, comprising:

a central processing unit;

- a South-bridge chipset and a North-bridge chipset connected to said central processing unit, said South-bridge chipset including a system management interrupt pin for sending system management interrupt signal to said central processing unit, and a plurality of general purpose input/output pins for being triggered;
- a debugging operation window having a predetermining trap address; and a unit retrieving said debugging operation window from said predetermined trap address each time said general purpose input/output pins of said South-bridge chipset are triggered.
- Claim 13 (Previously presented) The device of claim 12, wherein said central processing unit is connected with at least one memory.
- Claim 14 (Original) The device of claim 13, wherein said memory comprises a system management mode section.
- Claim 15 (Original) The device of claim 14, wherein said system management mode section comprises a debugging tool program.

Claim 16 (Cancelled).

MR3003-80

Serial No.: 10/820,768

Responsive to Official Action Dated 14 May 2007

Claim 17 (Currently Amended) The device of claim 12, wherein said system management interrupt signal is sent through said system management

interrupt pin when said South-bridge chipset is triggered.

Claim 18 (Previously presented) The device of claim 12, wherein said system management interrupt signal is sent through links between said Southbridge and North-bridge chipsets and central processing unit when said South-bridge chipset is triggered.

Claim 19 (Previously presented) The device of claim 15, wherein said system management interrupt signal enables said central processing unit to move into said system management mode section to execute said debugging tool program.

Claim 20 (Cancelled).